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In Part I of this paper, a larger asynchronous circuit was regarded as successfully 
simulating a smaller one if the former was a "good extension" of the latter, and the 
adverse ffects of the delays on the inter-element wires, i.e., the delay problem, was 
investigated from this viewpoint. A closer examination made here, however, reveals 
that a good extension is usually insufficient for a truly successful simulation, and that 
a larger circuit must be "spike-free" in addition to being good. Accordingly, the delay 
problem is reinvestigated from this new viewpoint. Also, some relationships are 
established between good and spike-free xtensions. An important result is that a 
spike-free delay network incorporation having binary wires only is a good extension. 
Further it is shown that the mathematical situation can be greatly simplified by 
additionally requiring that the extension be semimodular. 
OPENING REMARKS 
As a continuation to Part I, this part begins with Section 9, in which we return to 
the following question: "What  is the condit ion which a larger circuit must satisfy in 
order successfully to simulate a smaller one ?" The  answer given in Section 2 of Part I 
was that the larger circuit must  be a good extension. However, this previous view is 
rather naive; Sometimes more may be required in connection with semimodularity, 
a property well -known as desirable in asynchronous circuits [2, 4]. Accordingly, 
the answer is revised in Section 9 by additionally requir ing that the larger circuit be 
spike-free. Then in Section 10, some relationships are established between good and 
spike-free extensions. In particular, it is shown that a delay network incorporation 
having binary wires only is a good extension whenever it is spike-free. 
* Part I of this paper subtitled "Good Extensions and the Delay Problem of the First Kind" 
appears in J. Comput. System Sci. 2 (1968), 251-287. References [1-7] are identical to those 
cited in Part I, while [8-10] are new. Footnotes 1-4 of Part I are cited in some places here. For 
this reason those to this Part II are numbered 5-12. Similarly, the figures here are Figs. 8-13. 
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In Part I, Section 5, we introduced the delay problem of the first kind as an adaptation 
of the concept of good extensions to the delay problem [1]. Similarly, the delay 
problem of the second kind is introduced in Section 11 as an adaptation of the concept 
of spike-free extensions, and a reduction theorem similar to, but stronger than, 
Theorem (7 : 7) is given. 
The concept of spike-free xtensions i , so to speak, the known semimodularity 
as restricted to the ordinary nodes, and is weaker as a condition than the latter. 
A larger circuit need not be semimodular for successful simulation. Semimodular 
extensions, however, have the merit of symplifying the theoretical situations. This 
point will be the subject of Section 12, in which the delay problem of the third kind 
is introduced. Examples are given in Section 13 for various kinds of the delay problems. 
Section 14 gives concluding remarks. In addition, Appendices A, B, and C give 
corrections to, an alphabetical index of terms introduced in, and an index for symbols 
used in Part I, respectively. 
This Part II assumes familiarity with Sections 0-5 of Part I. Sections 6 and 7 are 
required only in the latter half of Section 11, and partly in Section 13. 
Abbreviations. In the sequel, the following abbreviations will be used: we write 
DNI for "delay network incorporation", 
QNI for "quiescent natural extension", and 
DPn for "the delay problem of the n-th kind". 
Here, 0 ~ n ~ 3. Except for DP2 and DP3, which will be introduced subsequently, 
the locations where these terms are defined in Part I may be looked up in Appendix B. 
9. SEMIMODULARITY AND SPIKE-FREE EXTENSIONS 
A circuit C is said to be partially semimodular with respect to an initial state u and 
a node i, or briefly psm [u, i], whenever for each pair of states a and b of C, if uFaRb, 
then bRia', i.e., either ai' = bi or ai' = bi'. Intuitively, this implies that, if the 
circuit C is started at u, and once i is excited, the excitation either terminates nor 
changes its target value until a corresponding change of the signal value zi actually 
occurs. In fact, the following is immediate from the definition: If C is psm[u, i], and 
if uVa(O)Ra(1) R . . .  Ra(~) and a(0)i = a(1)i -- -- a(~)i, then either a(0)'~ = a(0), 
or a(0)' i = a(f);. C is said to be (totally) semimodular with respect o its state u, or 
sm[u], whenever it is psm[u, i] for all nodes i of C. 
Semimodularity was first introduced as a sufficient condition for a circuit to have 
a desirable property called speed-independence [2,4]. However, there is another point 
making this concept important) The mathematical model of Muller's theory of 
5 The reader may skip to Definition (9:1) if he accepts it as it is. 
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asynchronous circuits is based on the assumption that the instantaneous combination 
z of the signal values zi uniquely determines the implied signal values zi'. In particular, 
if an implied signal value changes due to some changes of signal values at other nodes, 
the earlier implied value must be completely "forgotten," so that no latent effect can 
exist. Latent effects do exist, however, in physically realized circuits. 
For example consider a transistorized inverter which is in a quiescent condition 
with its input and output being 0 and 1. Suppose that the input is changed to 1. 
Various stray capacitances in the circuit must be charged first for the transistor to be 
brought o the active region of its operational characteristics, sothat there is a delay 
time before a transition of the output from 1 to 0 actually starts. Now return the input 
from 1 to 0 just before the transition is completed. Then, the half-switched output 
will return to 1 leaving a spike. See Fig. 8(a) for a waveform diagram drawn more 
or less realistically. On the other hand, the situation assumed in Muller's theory of 
asynchronous circuits is somewhat as shown in Fig. 8(b), where no spikes as above 
are expected. It is quite conceivable that a circuit designed according to the theory 
may operate incorrectly due to such an unexpected spike. 
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Fro. 8. The significance of (partial) semimodularity: (a) actual voltage changes at an inverter; 
(b) the logical model. 
(Partial) semimodularity removes the difficulty. If a circuit C is psm[u, i], no spikes 
as described above will appear at the output of the logical element corresponding to i 
in a physical realization of C since the implied signal value at i remains constant 
during every excitation. (Of course, we assume that the circuit is started at u.) Thus, 
(partial) semimodularity often has the vital significance of assuring the adequacy 
of the model of the asynchronous circuit theory. 
In Part I, an extension was considered as successfully simulating its original if it 
was a good extension. The above discussion reveals that, for most types of the logical 
elements used, the success would be imperfect if partial semimodularity with respect 
to some of the ordinary nodes is not preserved in forming the extension. Accordingly, 
we define: 
57I/5/2-4 
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DEFINITION (9 : 1). An extension C* of a circuit C is said to be spike-free with 
respect o its state u* whenever it is psm[u*, i] for all its ordinary nodes i. 6 
Total semimodularity of C* is not required. Our position in this definition is 
supported by the following "behind the wall" argument. Consider a good extension C* 
of a circuit C. As in Section 3, suppose that, in a physical realization of C*, those 
circuit points corresponding to the hidden nodes are inaccessible for an observer. 
If the ideal of Fig. 8(b) applies, the physical realization would be indistinguishable 
for him from a circuit realizing C. If, on the other hand, the situation is as in Fig. 8(a), 
he may find out the difference by detecting the spikes using, say, an oscilloscope. 
To make him unsuccessful, it is sufficient for C* to be spike-free. Partial 
semimodularity with respect o the hidden nodes is superfluous. 
The reader is warned at this point that not for all areas of possible application of our 
theory the above argument is appropriate. Thus, in the first four paragraphs of 
Part I, Section 0, we mentioned three problems concerning the physical realization 
of mathematically defined asynchronous circuits. They were: (1) the delay problem, 
(2) the problem of signal levels, and (3) the problem of function realization. Of these, 
the observation of the preceding paragraph is adequate to the first two, but not to 
the third. We shall discuss this point in more detail in Section 13, and until then, 
will not consider the problem of function realization. 
In closing this section we shall present one small result which in effect states that 
a spike-free xtension comes into play only when the original circuit is semimodular. 
Thus, 
PROPOSITION (9 : 2). Let an extension C* of a circuit C be statically good with 
respect o its state u*. I f  C* is psm[u*, i] for a node i of C, then C is psm[u, i], where 
u = rest(u*, C*, C). 
Proof. Let a and b be states of C satisfying uFaRb. By the assumption that C* is 
statically good, we may pick a* of ext(a, C, C*) and c* of ext(a', C, C*) in such a way 
that u*Fa*Rc*. Let b* be that member of ext(b, C, C*) satisfying b~-* = a~* for all 
6 The concept of spike-free xtension should not be confused with that of hazard-free com- 
binatorial network as discussed, e.g., in Miller's book [2, Chap. 9]. In fact, a brief explanation of 
the latter concept is as follows: Consider a level-type combinatorial network having one output 
and several inputs. For a given combination of the input signals wait for a sufficiently long time 
to bring the network to an equilibrium. Then change the signal at one of the inputs. Perhaps 
after a series of moves or signal changes at the logical elements composing the network, another 
equilibrium will be reached. During the transition we hope that the output signal should either 
remain constant, or change once for all from an earlier to a new value. The network is said to 
be hazard-free if this is actually the case. Apparently, this latter concept is related to that of good, 
rather than spike-free, extension. For, the switching considered in the above is a full switching, 
and is not a half-switching as shown in Fig. 8(a). 
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hidden nodes j of C*. Then a*Rb*. For, we must only consider the ordinary nodes. 
Let k be ordinary. Then by the construction, 
1 ~ ak* ~ ak ,  
2 ~ bk* = bk, 
and 
3 ~ Ck* ~ ak r. 
But by aRb, 
4 ~ b~ equals ak or ak', 
and by a*Rc*, 
5 ~ ck* equals a~* or a*'. 
Combining 1 ~ 2 ~ and 4 ~ we get 
6 ~ bk* equals a~* or ak'. 
On the other hand, by 3 ~ and 5 ~ ,
7 ~ a k' equals ak* or a*', 
and from 6 0 and 7 0 we conclude that bk* equals ak* or a*k'. Hence, a*Rb*. 
Still continuing with an ordinary k, another consequence of 6 ~ and 7 ~ is that 
8 0 a k' equals bk* or a*'. 
(For, if ak' ~ a*', then by 7 ~ ak' = a~*. Hence by 6 ~ bk* -- ak'.) But by partial 
semimodularity of C*, and by a*Rb* just proved, 
9 ~ a*' equals bi* or b* i ' 
for the specified i. Putting k --  i, we combine 8 ~ and 9 ~ to get 
10 ~ a i' equals bi* o1" b*i '. 
Finally by (1) of Theorem (2 : 3), which holds whenever C* is contained statically 
within C with respect o u*, which is the case here by our assumption, we have 
1 l ~ b*' equals bi or bi', 
and by 2 ~ 10 ~ and 11 ~ ai' must equal bi or bi' , which was to be proved. Q.E.D. 
10. THE RELATIONSHIPS BETWEEN SPIKE-FREE AND Good EXTENSIONS 
In addition to being desirable in themselves, spike-free extensions have the merit 
of being checked easily as to whether they are good or bad. This point will now be 
discussed. 
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In the rest of this paper we consider quasi-regular extensions only (see Section 3). 
To recapitulate, an extension C* of a circuit C is said to be quasi-regular with respect 
to its state u* whenever for each state a* of C* such that u*Fa*, there is a QNE b* 
from C onto C* of a-rest(a*, C*, C) satisfying a*FT.b*, where T* = ext(a, C, C*). 
As in Definition (1 : 1), a*Fr.b* means that there is an R-sequence a* - -a*(0) ,  
a*(1),..., a*(•) = b* of C* such that a*(h) ~ T* for 0 ~< h ~< f. We shall call such 
an R-sequence a resolving sequence of a*. 
LEMMA (10: 1). I f  an extension C* of a circuit C is quasi-regular and spike-free 
both with respect o its state u*, then it is statically good with respect o u*. 
Proof. Let a* be any state of C* such that u*Fa*, and i a node of C. Construct a 
resolving sequence a*=-a* (0) ,  a*(1),..., a* (E )=b*  of a*. Since a*(0), =- 
a*(1)i = "'" = a*(E)i, we have either a*' • ai* or a*'  ---- b*' by the partial semi- 
modularity. As usual write a = rest(a*, C*, C). Then ai* = ai and, since b* is a 
QNE of a, b*' = a{. Therefore, a*' must equal either ai or a{. That is, (1) of 
Theorem (2 : 3) holds. Hence, C* is contained statically within C with respect o u*. 
On the other hand, C* wipes over C with respect o u* by Theorem (3 : 4), since it is 
quasi-regular. Hence, we have the lemma. Q.E.D. 
In spite of the above result, some quasi-regular extensions are spike-free and yet 
dynamically bad. Something more than quasi-regularity is required for assuring full 
goodness. On additional condition serving this purpose is total semimodularity of 
the extension. 
THEOREM (10 : 2). I f  an extension C* of a circuit C is quasi-regular and semimodular 
both with respect o a state u* of C*, then it is a good extension of C with respect o u*. 
Proof. By Theorems (2 : 3), (3 : 4), and Lemma (10 : 1), it suffices if we derive 
a contradiction from the assumption that there is a stable loop T* of C* such that 
u*FT*, and T = rest(T*, C*, C) is a loop but not stable. Under this assumption 
there is a nodej  of C such that at and a /are  constant over a ~ T, and yet the constant 
values differ. Write 7 and y' for these constant values of aj and a/ .  
We first note that T* cannot contain a state x* which is a natural extension of 
x = rest(x*, C*, C). For assuming the contrary, let such an x* be in T*. Then for 
anyy*  of T*, x*Fr.  y* since T* is a loop. That is, there is an R-sequence x* = x*(0), 
x*(1),..., x*(L) = y* such that x*(h) ~ T* for 0 ~ h ~ L. Since u*Fx*, and since 
x~-* ~ x*(0)i . . . . .  x*(L)j = Y~*(=7), we may use the partial semimodularity of 
C* to conclude that xj*' equals either y* '  or yj*. But x f '  = x/  = 7', since x* is a 
natural extension. Also, yj* = 7 ~ 7" Therefore, x*' = y~-* is impossible, so that 
we must have x*'  = y*' .  In other words, y~'  is constant over y* e T*, and equals 7'. 
Butyl* is also constant over y* ~ T*, and equals 7- Since 7 =7(= 7', from this we conclude 
that T* is not stable, which is a contradiction. 
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Now for z* e T*, let one of the shortest resolving sequences of z* be z* ---- z*(0), 
z*(1),..., z*(A), and write E(z*) for the A of this particular sequence. Let d(T*) be 
the smallest of the E(z*) of z* ~ T*. Although in some cases T* may be chosen in a 
number of different ways, we may assume that we have chosen a T* which has the 
smallest possible f( T*). Note that E(T*) > 0. (For, iff(T*) = 0, then for some a* ~ T*, 
f(a*) --: 0. This a* alone constitutes its resolving sequence. Hence, a* itself must be 
a QNE of its restriction from C* onto C. But this contradicts he result of the preceding 
paragraph since a QNE is a quiescent natural extension.) 
Pick an element a* of T* such that E(a*) = f(T*). It makes sense to consider the 
second member b* of a resolving sequence of a* since d(a*) > 0 by the above. 
Construct a closed R-sequence a* = a*(0), a*(1),..., a*(d) = a* consisting only of 
the members of T* and including each of them at least once. This exists since T* is 
a loop. Also construct b*(0), b*(1),..., b*(E) by the following: Put b*(0) ---- b*. For 
0 ~< h < f and for the nodes i of C*, put 
b*(h + 1)~ = a*(h)i, if a*(h)i ~- b*(h), = a*(h + 1)i, 
~-- a*(h)'i, otherwise. 
From the semimodularity of C* it follows 7 that b*(O)Rb*(1)R ... Rb*(f) and, for 
0 ~ h ~ E, a*(h) Rb*(h). 
Assume for contradiction that a*(() 5& b*(E). Then by the construction, there must 
be some node i of C* such that a*(h)~ =/= b*(h)i = a*(h)' i over 0 ~< h ~ d. Also by 
the construction, b*(O)i ---- b*(1), =- ' "  = b*(E)i so that a*(0)'~ -- a*(1)'~ . . . .  = a*(d)~. 
Since the sequence a*(0), a*(1),..., a*(f) contains all the states of T*, by Lemma (1 : 3) 
we have a*(O)i -= a*(0)' i , a contradiction. Hence, a*(f) ---- b*(f). 
Adjoining b*(0), b*(1),..., b*(E) ~-- a*(E) to T*, we obtain another loop U* of C*. 
Since T* C U*, U* is stable, and u*FT*. Moreover, T ---- rest(U*, C*, C) since, 
for all ordinary nodes i of C* and for 0 ~ h ~< E, a*(h)i ~ b*(h), follows from 
a** ~ hi* by the construction. (Note that ai* = bi* must hold since a* and b* are 
two members of a resolving sequence.) Thus, U* satisfies all the requirements for 
T* except for the minimality of E(T*). But ((U*) ~< E(T*) -- 1 since b* ~ U*, and 
since a resolving sequence of b* may be obtained by removing the first member a* 
from the resolving sequence of a*, contradicting the initial choice of T*. Q.E.D. 
Among quasi-regular extensions, DNI'swith binary wires are particularlyimportant. 
We shall now derive full goodness from spike-freeness for this special case. One easy 
lemma is in order. 
LEMMA (10 : 3). Let C* be a DNI  of a circuit C, and AA a set of its hidden delay 
nodes. Then, 
7 See Theorem 10 of Ref. [4] if necessary. 
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(1) For each state x* of C*, there is a state y*(of C*) such thaty*' =Yi* for i ~ A A, 
and Yi* = xi* for i (~ AA; 
(2) There is an R-sequence x* =z*(0) ,  z*(1),...,z*(A)----y* such that 
z*(h)i ---- xi* holds for 0 ~ h ~ A if i • AA; 
(3) y* is uniquely determined by specifying xi* for all i, i r AA. 
Proof. s For i ~ AA, let 7r(i) be the longest delay path lying within AA and having i
as its terminal node. As in the proof of Lemma (4 : 2), write ~(i) and p(i) for the length 
and the parent node of,r(/). ~(i) is bounded by an integer A: ~(i) ~ A. For 0 ~< h ~< A, 
define z*(h) by putting 
z*(h)i ---- x* if i ~ AA and ~(i) ~ h, ~(i) 
= xi*, otherwise. 
Let i ~ AA and a(i) ~ h. Then z*(h)i = z*(h)' i . In fact, letj  be the parent node of i. 
I f j r  then we have p(i) = j .  I f j edA,  then a(j)  < h and p(i) = p(j).  In the 
former case, z*(h)i = xv(i)* = x~* =z*(h)r  =z*(h) ' i ,  while in the latter, 
z*(h) i  * * = z* (h) j  = z* (h ) ' i  ~-- X~( i )  ~-- X~0(j )
Therefore, (1) is satisfied if we put y* ---- z*(A). In fact, if i~AA,  then 
Yi* z*(;~)i z*(h)'i *' = = = Yi , while if i r AA, then Yi* = xi* by the construction. 
To show (2), we wish to prove that z*(h -- 1)Rz*(h) for h > 0. Consider the R i- 
relations. If z*(h -- 1)i = z*(h)i, then there is nothing to prove. But if z*(h --  1)i :/: 
z*(h)i, then i ~ AA and a(i) = h. Again let j  be the parent node of i. Then, z*(h)i = 
z*(h)'~ = z*(h)j = z*(h -- 1)5 = z*(h -- 1)'i, implying the desired relation. (The 
first equality follows from the preceding paragraph, and the third follows by noting 
that, if j ~ AA, then ~(j) < ~(i) = h, and so z*(h)j = x~(~)* = z*(h -- 1)~-, but if 
j (~ AA, then z*(h)~ = x~* = z*(h -- 1)j .) Now, by the construction, z*(0) = x*, 
and z*(h)~ = x~* for i ~ AA over 0 <~ h ~< ~,. Hence, (2) of the lemma is also true. 
To prove (3), let y* be a state as specified in (1). Then by an induction over a(i), 
9 for i ~ AA, and therefore y* is unique. (The easy details it follows that Yi* = x~(i) 
are left to the reader.) Q.E.D. 
THEOREM (10 : 4). Assume that a DNI C* of a circuit C has binary wires only, 
i.e., the sets of signal values of the hidden delay nodes have at most two elements. I f C* 
is spike-free with respect o a state u*, then it is a good extension of C with respect o u*. 
Proof. The first two paragraphs of the proof of Theorem (10 : 2) apply here 
exactly as they stand. Thus, assuming the existence of T*, we wish to derive a 
contradiction. As before, T* cannot contain a natural extension. 
s The technique used here is essentially identical to that used in the proof of Lemma (6:3) 
for constructing {c(i, j)) from {d(i, f)}. 
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As in Theorem (10 : 2), construct aclosed R-sequence a*(0), a*(1),..., a*(~') = a*(0) 
consisting of the members of T* and including each of them at least once. For 
0 ~< h <~ ~o, write 
aCh) = rest(a*(h), C*, C), 
U* = 0 ext(a(h), C, C*). 
0~<h<f 
Our proof will consist in showing the following: 
[A] There is a state c* (of C*) which is a natural extension of rest(c*, C*, C) 
such that a*(0) Fu.c*Fv.a*(O ). 
Once this is done, the desired contradiction follows by the following argument: 
By the Fv.-relations, there are states c*(0),..., e*(? 0 of U* such that a* (0 )= 
c*(0) Rc*(1) R ... Rc*(A) ~- a*(0), and c*(h) = c* for some h, 0 ~< h ~ A. Adjoin 
c*(1),..., c*(A --  1) to T* to obtain a new set V*. Then V* is a loop, and stable since 
so is T* and T* C_ V*. Also, u*FV*. Therefore, we can reselect T* to be V*. But V* 
contains c*(h), a natural extension, which contradicts the second paragraph of the 
proof to Theorem (10 : 2). 
Now assign serial numbers N(i) to the hidden delay nodes i of C* in such a way that 
N(i) < N( j )  whenever i is a delay node of j. (This is always possible by (2) of 
Definition (4 : 1).) Let the serial numbers start at 1 and involve no jumps, so that 
1 <~ N(i) <~ An, where An is the total number of the hidden delay nodes. 
Let k and h range over 0 ~< k ~< An and 0 <<. h ~ E. This convention will be effective 
throughout the rest of this proof. Let AA k be the set of the hidden delay nodes i of C* 
satisfying N(i) <~ k. Use Lemma (10 : 3) for x* ~- a*(h) and AA ~- /IAk to obtain 
y*, which we shall write ak*(h). 9 
Clearly, ao*(h ) = a*(h) and ae*(E) ~ ak*(0 ). 
Now note that a*n(O ) is a QNE of its restriction from C* onto C. For, AA~ 
includes all the hidden delay nodes of C*. Hence, by (1) of Lemma (1 : 3), a*~n(h ) 
must be a quiescent extension, and so by the penultimate paragraph of Section 4, 
natural. Therefore, to prove [A] it is enough to show that 
[B] 
[C] 
Now,  
follows: 
a*(0) Fu,a*,~(O ), and 
as,(0) Fu,a*(0). 
(2) of Lemma (10 : 3) as applied to x* = a*(h)  and AA = AAe reads as  
9 Note that here the subscript k is a parameter, and does not refer to a node of the circuit. 
We could alternatively write a*(k, h), but for brevity prefer a~*(h). The/-component of this 
state will be denoted by ae*(h)~. 
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1 o There is an R-sequence of the form a*(h) = z*(0), z*(1),..., z*(A) = a~*(h) 
such that z*(O)i = z*(1) i= -'" = z*(A)/for i ~ AAk, and in particular for an ordinary i. 
But [B] is obtained as a direct consequence of 1 ~ if we put h = 0 and k = An. 
Therefore, all that we must do is to prove [C]. 
(Interlude 1: Motivating Comments. ak*(h) is a version ofa*(h) forced to be quiescent 
at the members of AA k . As a special case, a*~(h) is quiescent at all of the hidden 
delay nodes. To prove [C], we "revive" the quiescent hidden delay nodes one by one 
by the following method: We run the circuit along the sequence of states 
%(0) ,%(1) , . . . ,%( / )= %(0), 
and attempt o energize the An-th hidden delay node with the help of the motion of 
its parent node. Note that in this case, the parent node must be an ordinary node. 
This is in a way possible if the delay node is binary, and the circuit is finally led to the 
lower order sequence 
~_1(0), a~*~_~(1),..., ~_1(~) = ~_1(0). 
We then attempt o energize the (An -- 1)-th hidden delay node by running the circuit 
along this new sequence. Again note that the parent node of the (An --  l)-th hidden 
delay node is either an ordinary node or the An-th node, and hence, is alive. We repeat 
this process, and are able to reach 
ao*(0), ao*(0) ..... ao*(•) = ao*(0 )
in An steps. Since a0*(0 ) = a*(0), this is what was to be done.) 
[C] will follow if we show that 
[D] ak*(h -- 1)Ft~.ak*(h) if h > 0, and 
[E] for k > O, there is some hk > 0 such that ak*(hk 1) * - -  Fv,a~_a(hk). 
In fact, from these we have for k > O, 
ak*(O )Fv,ak*(1 ) Fv ,  ... Fv,ak*(h k -- 1) F~:,a*l(hk) 
Ftr.a*k_l(h~ + 1) fv . . . . Fv .a*~( l  ) = ak_l(O ). 
Repeatedly using this we get 
.." F ,ao*(O) = a*(O), 
which is to be proved. 
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(Interlude 2: [D], in effect, states that the circuit can be driven along the state 
sequence 
ak*(0), ak*(1),..., ak*(#) = a~*(0). 
[E] means that it is possible for the circuit to enter the lower order sequence at some 
point h~ .) 
Proof of [D]. Define a state bk*(h ) of C* for h > 0 by putting 
bk*(h)i = ak*(h -- 1)i, if i E AAk , 
= a*(h)i, if i (~AAk.  
(Interlude 3: bk*(h ) is a state which would be obtained if we, in an attempt o 
reach a~*(h) from ae*(h -- 1), change the signal values only at the ordinary nodes and 
at the hidden delay nodes whose serial number is greater than k.) Now note that 
2 ~ for a state x* of C*, if xi* = a*(h)i for i 6 AAk ,  then x*Fv.ak*(h)i. 
In fact, the y* obtained by using Lemma (10 : 3) for this x* and AA = AA k must 
equal a~*(h) by (3) of Lemma (10 : 3), and hence by (2) of Lemma (10 : 3), 2 0 must 
hold. Since bk*(h)i = a*(h)i for i 6 AAk by the construction, from 2 ~ we get 
3 ~ bk*(h)Fv.ak*(h ). 
On the other hand, we can show that 
4 ~ ak*(h -- 1)Rb~*(h), and hence ak*(h --  1)Fv,bk*(h). 
For, consider the R<relations. We distinguish three cases: (i) If i ~ AAk ,  then the 
case is trivial by the construction. To handle the remaining cases note that by 
a*(h -- 1) Ra*(h), 
(*) a*(h)i equals either a*(h -  1)i or a*(h -  1)' i . 
But here i ~ AAT~, and so by the construction, 
(**) bk*(h)i equals either ak*(h -- 1)i or a*(h -- 1)".  
Now, (ii) If i(6 AAk) is a hidden delay node, then let p be its parent node. We 
have p 6 Az/k even if p is a hidden delay node since N(p)  > N(i)  > k. Hence 
a*(h -- 1)~ = a*(h -- I)v = ak*(h -- 1)~ ---~ ak*(h -- 1)'i, and therefore we can get 
the desired Ri-relation from (**). But (iii) If i(r AAk) is an ordinary node, then 
we can use the partial semimodularity: By u*Fa*(h --  1) and by 1 ~ as applied to the 
case where h there is h -- 1 here, we get 
(t)  a*(h -- 1)~ equals either al~*(h- 1)i or ak*(h -  1);. 
The Ri-relation then follows from (**) and (t). (If b~*(h)i = ak*(h - -  1)i, then 
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we are through. If not, bk*(h)i --  a*(h -- 1)'i :# ak*(h --  1)/ by (**), and hence 
by ('['), a*(h --  1)~ = ak*(h --  1)~ so that bk*(h)i = ak*(h -- 1)' i .) 
Having completed the proof of 4 ~ by combining it with 3 ~ we get [D]. 
Proof of [E]. Let q be the hidden delay node satisfying N(q) ---- k(>0). Let p be 
the parent node of q. If a node i is in AA k but not in AA~_ I ,  then i must be q, and 
p q~ AAk .  (For, even if p is a hidden delay node, N(p)  > N( i )  = k.) We shall first 
show that 
5 0 For h > 0 and k > 0, if a*(h)q equals either a*(h)~ or a*(h -- 1)~, then 
ak*(h -  1)Fv,a~_l(h ). 
Again distinguish two cases: (i) Let a*(h)~ = a*(h)~,. For i 6 AAk-1 ,  we shall show 
that ak*(h)i = a*(h)i .  If i r AAk ,  then this follows by the construction. But i f /~ AA~,  
then i --= q. Hence, ak*(h)i ~- ak*(h)q ---- ak*(h)'q -= ak*(h)~, -= a*(h)~ =-- a*(h)q =- 
a*(h) i .  Here, the second equality follows from (1) of Lemma (10 : 3), and the fourth, 
from p 6 AAk .  Therefore by 2% with k there being k -- 1 here, and by [D], we get 
ak*(h -- 1 ) Fv ,  a~.(h ) Fv .a* l (h  ). 
Next (ii) Let a*(h)q = a*(h - -  1)~. Here, we consider b~*(h), and wish to show 
that for i ~ AAk_I  , bk*(h)i ---- a*(h)i . If i q~ AAk  , then this follows by the construction. 
But if i~AA k,  then i=q ,  so that bk*(h)~ =ak*(h - -1 )~ =ak*(h- -1) '~ = 
a~*(h --  1)'q = ak*(h --  1)~ = a*(h -- 1)~ = a*(h)q = a*(h)i . Here, the second, 
fifth and sixth equalities follow by (1) of Lemma (10: 3), p(~AA~ and our 
assumption, respectively. Hence, again by 2 ~ with k replaced by k -  1, we get 
bk*(h)Ftr,a*_l(h ). Combining this with 4 ~ we obtain the desired Fu.-relation , 
completing the proof of 5 ~ .
The proof of [E], and hence, of the theorem, will be completed if we show that 
6 ~ For k > 0, there is some h~, 0 < h k ~ f, such that a*(hk)q equals either 
a*(hk)~ or a*(hk --  1)~. 
To prove this, once more we distinguish two cases: 
(i) a*(O)'q ~- a*(1)'q -- -- a*(f)q," 
(ii) there is some hk' , 0 < hk' ~< f such that a*(h~' -- 1)~ ~ a*(hk')'q. 
In case (i), by Lemma (1 : 3), and by the fact that a*(0),..., a*(E) contains all the 
members of T*, a*(1)'q = a*(1)~. Since a*(1)~ = a*(1)'q, from this by putting 
h~ = 1, we get 6 ~ (Note that we may well assume d 
must equal either of the different signal values 
a*(h k' - -  1); (=  a*(h k' - -  1)~) and 
since q is binary. Hence, we may put hk ---- h,' to get 6 ~ 
/> 1.) But in case (ii), a*(h~')q 
a*(hk')' q (=a*(hk')~) 
completing the proof. Q.E.D. 
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Figure 9 illustrates the construction of AAk and ak*(h ). In column ao*(h ), the 
hidden delay nodes of C* are represented by their serial numbers N(i) = 1, 2,..., 7. 
The numeral 0 represents one of the ordinary nodes. The bars connect upper numerals 
for the delay nodes to lower ones for their parents. In other columns, the numerals 
represent the signal values a1~*(h)i at the corresponding hidden and ordinary nodes i. 
For example, the zeroes appearing in all the node entries of column aT*(h ) indicate 
that aT*(h)i = a*(h)~ for all i, where p is the ordinary node labeled 0. Although it is 
assumed here that there is only one ordinary node that is received by hidden delay 
nodes, of course there may be two or more such ordinary nodes. 
z~Ao = ~6 AA~ AAz &A3 /~A4 AA5 /~A6 5A7 
oo 
3 l 3 I 3 l [7 l I 
\2  \ ?  \6/5 ~ ; 7 I w? I\?I 
I I I I I 
7 7 7 7 7 7 7 
I I I I I I I 
0 0 0 0 0 0 0 0 
a~(h) a~(h) a~(h) a](h) a~(h) a~(h) a~(h) a~(h) 
FIG. 9. Some methods of construction used in the proof of Theorem (10 : 4). 
COUNTEREXAMPLE. Theorem (10:4) cannot be extended to nonbinary wires. 
In fact, let C = (A, 81 • S 2 , f )  be a circuit generated by the following set of equations 
with A = {1, 2}, S 1 = {0, 1, 2} and S 2 -- {0, 1}: 
z 1 '={ i f  z 1=1 then 2 else 1}, 
z 2' ={ i f  z 1 =0 then 0 else 1}. 
Here, the braces enclose ALGOL expressions for the representation f multivalued 
logic [8]. It can be shown that CP = C(1, 3, {2}) is spike-free but dynamically bad 
with respect to u p = (000), the QNE from C onto C p of u = (00). For a state diagram, 
see Fig. 10, where arrows corresponding to those transitions involving simultaneous 
changes of signal values at two or more nodes have been omitted for simplifying the 
diagram. Intuitively, C p is a bad extension because the delay element may remain at 0 
forever by being driven alternately to 1 and 2. 
Later it will be seen that Theorem (10 : 4) serves as a key in making things trans- 
parent. It is therefore quite unfortunate that the theorem is restricted to binary wires. 
A closer examination, however, reveals that the requirement made here differs in 
nature from the one made in Theorem (7 : 7). It can be shown that Theorem (10 : 4) 
can be generalized to cover nonbinary wires if the mathematical model for the 
asynchronous circuits is slightly modified. Although we haven't noted in Section 0, 
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the model first introduced in Ref. [4] differs in some small points from the one made 
popular later in Ref. [2]. We used the second variant as the basis of our theory because 
it had a broader ange of possible application. It is for the first variant for which the 
theorem can be generalized. This relates to the fact that the first model better eflects 
the physical situation in a wire conveying multilevel signals. For details, see Ref. [9]. 
FIc. 10. 
u =(00) 
Not stable . /~ 
(21) 
u p =(000)  
t ( I00) ~ 9 ( IQ I )~( I021 .  
/ .L .t \ 
, ~oo\, / ,12o,1=12o21 l 
Sta~bb le~J '~  . . 
\ (111)4 - - ( t l2 ) /  
\.L .I/ 
(211) ~(2t  2) 
cP 
A counterexample disproving the possibility of generalizing Theorem (10 : 4). 
We can also show that the theorem can be extended to some broader class of regular 
extensions including DNI. This has been done in an extended context in Ref. [10], 
and also extends a preliminary result given in Ref. [6, Theorem (2.4)]. 
l 1. THE DELAY PROBLEM OF THE SECOND KIND 
Now that our old viewpoint as per successful simulation has been revised, we must 
accordingly revise the position taken in Section 5 in introducing DP1. Thus, we 
define: 
DEFINITION (11 : I). A prime DNI  C ~ of a circuit C is said to suffer the delay 
problem of the second kind, or DP2, with respect to a state u of C whenever there is any 
refinement C* of C ~ with respect o C such that C* is either a bad extension or not 
spike-free with respect o the QNE u* of u from C onto C*. 
This definition is so worded that DP2 is suffered automatically if DP1 is. However, 
spike-free DNI 's  having binary wires only are good extensions by Theorem (10 : 4). 
Hence, the phrase "either a bad extension or" of the above is superfluous in this 
important special case. 
A reduction theorem similar to Theorem (7 : 7) is available also for DP2. As in 
Section 7, we shall first present it for a simple special case, and extend it later. Thus, 
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let C be a circuit and u, a state of C. For a binary node p and a set of nodes r of C, put 
C (k) -- C(p,  q(k), q(k -- 1) ..... q(1), r), where k > 0. For the notation, see Section 4. 
Write u (k) for the QNE of u from C onto C tk), and put q = q(1). We claim: 
THEOREM (1 1 : 2). C f' = C m suffers DP2 with respect to //(1) if and only i f  C (2) 
is not spike-free with respect to u (2). 
Proof. The "if" part is trivial. To prove the "only if," it is sufficient o derive a 
contradiction from the assumption that C (2) is spike-free with respect o u (2) and yet 
there is some k, k > 0, such that C tk) is not spike-free with respect o u (k). Note that 
the wire considered is binary, so that C tkJ is good if it is spike-free. 
Under our assumption there must be a pair of states a* and b* of C tk) such that 
u(k)Fa*Rb * and b* i ' ~ a*' ~ bi* for some node i of C. Let ~* be an R*-sequence 
a*(0), a*(1),..., a*({) such that a*(0) = u (k), • > 1, a*({ --  1) = a* and a*(f) -= b*. 
We may assume that s c = rest(~:*, C (~), C) is an R*-sequence of C. In fact, C (z) is a 
statically good extension of C with respect o u (2) by Lemma (10 : 1), and hence, so 
is C (k) with respect o u (k) by footnote 2 of Part I. 
Using this ~* we do exactly the same things as done in the first half of Section 7. 
Thus, we put H = {f}. For 0 ~< h ~< E, we define ~(h) according to the method 
explained in the two paragraphs which precede Lemma (7 : 2). Then, by Lemma 
(7 : 2), the memory index/~ of ~(0), b(1),...,/~({) exists in relation to a*(0)~, a*(1)~ ,..., 
a*(E)~. Now, using the recurrence formula of Lemma (7 : 3), we can show that the 
quantity r (defined in the paragraph immediately preceding Lemma (7 : 3)) does 
not exceed 2 for 0 ~ h ~< d. (See the paragraph which immediately follows the Q.E.D. 
for Lemma (7 : 4).) Hence, by Lemma (7 : 4),/~ ~< 2. Now, as noted in statement (1) 
of the paragraph preceding Lemma (7:  2), /;(h) equals either a*(h)~, or a*(h)q. 
Therefore, we can use Lemma (7 : 1) with our/~(h) serving as b(h) to obtain an R- 
sequence ~:** of C(,')(=C(2)), which in a sense imitates our ~:* as follows: s e** starts 
at u(")(=u(~)), satisfies s e = rest(s c**, C (z), C), and has a member a**(h') for each h, 
0 ~< h ~< d, which member, in forming the restriction corresponds to the same 
member of ~: as does a*(h), and satisfies a**(h')q =- b(h). 
Let c**(0), c**(1),..., c**(A) be that portion of ~** such that c**(0) = a**(h') for 
h = ~- -  1, and c**(A) = a**(h') for h = E. Then, 
1 ~ c**(.O.i~' = a*'. 
In fact, the virtual image as seen from i of c**(0) is equal to that of a* if/~(d --  1) ----- aq*, 
and to a = rest(a*, C (~, C) if ~(f --  1) = a~*. In the former case, 1 o is immediate. 
In the latter case, c**(0); = a' i . But a*" equals either a,' or a~* by (1) of Theorem 
(2 : 3) since C (2) is a statically good extension of C (by footnote 2). Now by our 
assumption, a*' =/= bi*, and hence by a*Rb*, ai* = bi* =/= a*'. Therefore, we have 
t ~<t ai = ai , and hence, 1 ~ must hold. 
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Next we show that 
20 c**(,Ai)' = b*'. 
In fact, the virtual image as seen from i of c**(A) equals that of b* since ~(f) = bq* by 
Ee H. (See statement (3) of the paragraph preceding Lemma (7 : 2).) 
Finally, note that 
3 ~ c**(O)i = c**(1)i . . . .  = c**(A)i = ai* = bi*. 
For, we have seen that ai* = bi* in the last but first paragraph. But the noted portion 
of r consists only of the extensions of a and b = rest(b*, C {k), C), and hence must 
share the/-components with a* and b*. 
Since c**(0)'~ = a*' =r b*' = c**(A)'~, there must be some L, 0 ~ L < A, such 
that a*' = c**(L)~ 5/= c**(L -t- 1)'~. In addition, c**(L -+- 1)e = bi* by 3% and hence 
*' c**(L + 1)i :~ c**(L)' i . Since uC2)Fc**(L) Rc**(L q- 1), this eontra- by bi* :;& a i , 
diets the assumption that C (~) is spike-free with respect o u {2). Q.E.D. 
We are now in a position to consider two or more wires in a prime DNI.  In doing so 
we shall find that, unlike in DP1, the wires are rather independent in DP2. We need 
a few preliminary definitions. 
Consider a DNI  C* of a circuit C and, by convention, write A and A* for the 
alphabets of C and C*. Let i and j  be members of A* -- A. i is said to be directly 
coupled to j  if either i is a delay node of j, o r j  is a delay node of i, or i and j  share a 
member of A as one of their receptor nodes. Further, i is said to be coupled to j if there 
is a nonnull sequence of the members of A* --  A which starts at i, ends at j, and has 
directly coupled adjacent members. A subset AA of A* --  A is said to be isolated if, 
for no i of AA and no j  of A* -- A -- AA, is i coupled toj .  This extends the notion 
of isolated wires introduced in Section 7. 
Now let C~ be a prime DNI,  and AA+ an isolated set of its hidden delay nodes. 
Then the set AA-  of the hidden delay nodes of CP not belonging to AA + is also 
isolated. Write C~ = C(p, AA+ W AA- ,  r) according to the notation of Section 4. 
Write p+ and r + for the functions p and r as restricted onto AA +, and write p -  and r -  
for those as restricted into AA-.  Then, DNI 's  C + = C(p +, AA+, r +) and C-= 
C(p-, AA- ,  r-) are well-defined and prime. 
Pick a refinement C* of C v. (From here up to the end of this section all refinements 
are with respect o C.) Consider the function g of Definition (5 : 1) defined over the 
alphabet A* of C*. Let AA *+ and AA*-  be the set of those hidden delay nodes of C* 
that are mapped onto the elements of AA + and AA-  by g, respectively. Then, AA *+ 
and AA*-  are isolated, so that again we have two well-defined DNI ' s  C *+ = 
C(p *+, AA *+, r *+) and C*- = C(p*-, AA*- ,  r*-). Here, p*+ and r*+ arep* and r* 
as restricted onto AA *+, and p*-  and r*-  are those as restricted on to AA*- .  C *+ and 
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C*- are refinements of C + and C-, with the g-functions of Definition (5 : 1) being 
our particular g as restricted onto A ~3 AA*+ and A u AA*- ,  respectively. 
Let u be a fixed state of C, and write u*, u *+, and u*- for the QNE's of u from C 
onto C*, C *+, and C*-, respectively. 
THEOREM (11 : 3). Let the wires (and hence, the hidden delay nodes) of CP be binary. 
C p suffers DP2 with respect o u if and only if either C + or C suffers DP2 with respect 
to u. 
Proof. The "only if" part. Let C, C*, C *+, and C*- be as above. For a state a* 
of C* write a, a *+, and a*- for their restrictions from C* onto C, C *+, and C*-, respec- 
tively. Let i be a node of C *+. We note that 
(i) I f  i is a hidden delay node, then by the construction a*~ +' =a i*'', 
(ii) If i is an ordinary node lying in the range of r *+, then the virtual image of 
a* as seen from i in C equals that of a*+ as seen from i in C3 ~ Hence, _.~a* +' = a t*'; 
(iii) If i is an ordinary node not in the range of r *+, then the virtual image of 
a *+ as seen from i in C equals a. Hence, a *+' = ai'. 
The above also holds if all occurrences of the superscripts *+ are replaced by *- 
Let a* be as above. Let b* be another state of C*, and as above write b, b*+, and 
b* for its restrictions from C* onto C, C *+, and C*-, respectively. Then we have: 
1 ~ If a*Rb* and aRb, then a*+Rb *+ and a*-Rb*-. 
For, the Ri-relations corresponding tothe first assertion follow by a case by case argu- 
ment as direct consequences of (i)-(iii) above. The second assertion follows similarly. 
Now assume that none of C + and C- suffers DP2 with respect o u. We shall show 
that C* is a spike-free extension of C with respect o u*. Note that the wires are 
binary here, so that by Theorem (10 : 4), the goodness of C* follows automatically 
from its spike-freeness. First, we shall show that 
2 ~ u*Fa*Rb* implies uFaRb, 
and hence by 1 ~ 
u*+Fa*+Rb *+ and u*-Fa*-Rb*-. 
Our proof will be by an induction over the lengths of R-sequences u* = a*(0), 
a*(1),..., a*( f ) -= a* connecting u* to a*. The steps of induction, including the 
first one, follows from 
3 o if u*Fa*Rb* and uFa, then aRb. 
10 That i cannot lie in both of the ranges of r *+ and r*- should be kept in mind. 
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In proving this we may assume that u*+Fa *+ and u*-Fa*- by 1 ~ Since C *+ and C*-  
are spike-free xtension of C with respect o u *+ and u*-  by our assumption, they 
are statically good extensions by Lemma (10 : 1). Let i be a node of C. Then by 
(1) of Theorem (2:  3), 
4 0 a *+' must equal either a i or ai' , 
and similarly for C*-. Hence, 
5 ~ a*' equals either a i or a '  
i "  
For, if i is in the range of r *+, then 5 ~ follows from 4 ~ by (ii). I f  i is in the range of 
r*-,  then 5 ~ follows from 4 ~ by (ii) as applied to C*-.  But 
(iv) I f  i is in neither of the ranges of r *+ and r*-,  then the virtual image as seen 
from i of a* equals a. Therefore, a*' = ai'. 
Hence 5 ~ must hold in all cases. But since b i = bi* equals either a~* = ai or a*'  by 
a*Rb*, from 5 ~ we have 3 ~ 
To show that C* is spike-free, let u*Fa*Rb*. We wish to show that for each node 
i o fC ,  
6 ~ a*' equals either b i* or b*'. 
Since C *+ and C*-  are spike-free with respect o u *+ and u*-, by 2 ~ we have 
7 ~ a *+' equals either b *+ = bi* or b *+', 
8 ~ a*- '  equals either b*- = b i* or b*-'. 
I f  i is in the range of r *+ (or r*-), then we can use (ii) (or (ii) as applied to C*-) to 
reduce 6 ~ to 7 ~ (or 8~ But if i lies in none of the ranges of r *+ and r*-,  then we note 
that by Proposition (9 : 2), ai' equals either bi = bi* or bi'. 6 ~ then follows from this 
by (iv). The cases are now exhausted, and the "only if" part completed. 
The " i f"  part is easy. A proof is sketched as follows: For example, assume that 
C + suffers DP2 with respect o u. Then there is some refinement C *§ of C +, which 
is either bad or not spike-free with respect o u *+. If C *+ is bad, then there is an 
allowed sequence ~*+ of C *+ starting at u *+ such that ~ = rest(f *+, C *+, C) is not 
an allowed sequence of C. If, on the other hand, C *+ is not spike-free, then there is an 
R*-sequence ~*+ of C *+ starting at u *+ such that the last two members a*+ and b *+ 
of ~:*+ satisfy b *+ 3& a *+' 3& h *+' In either case, write C *+ = C(p *+, AA *+, r *+) 9 -~  9 .
We may assume that AA *+ ~ AA-  = Z.  Put AA* = AA *+ u AA- .  Let p* and 
r* be the functions having the same values as p*+ and r *+ over AA*+, and as p -  and 
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r -  over AA-. Then, C* -- C(p*, AA*, r*) is a well-defined refinement of C ~. In 
fact, the g-function of Definition (5 : 1) has values equal to those of g for C *+ (relative 
to C ~) over AA*+, and is an identity map over the rest of the nodes of C*. As in the 
proof of Theorem (3 : 4), we "simulate" ~*+ in C*. In place of resolving sequences 
we use the R-sequences z*(0),..., z'A) of Lemma (10 : 3) constructed for AA = AA-, 
with our C* serving as C* there. Then we obtain an allowed sequence ~* of C* 
such that s r = rest(s r C*, C) in the first case, while in the second case we have a 
pair of states a* and b* of C* such that u*Fa*Rb* and b/* :~ a*' :7(= b*'. (The choice 
of a* and b* depends on the method used in Theorem (11 : 2) for selecting c**(L) 
and c**(L + 1).) We then conclude that C* is either bad or not spike-free with 
respect o u* as an extension of C. In other words, C p suffers DP2 with respect o u. 
The proof is similar if C- suffers DP2. Q.E.D. 
Theorem (11 : 3) in effect states that isolated sets of binary nodes can be considered 
separately in checking DP2. This greatly facilitates the checking procedure. The same 
does not apply to DP1. Actually, the reduction Theorem (7 : 7) for DP1, even in its 
fully generalized form stated in the last paragraph of Section 7, required that the 
isolated wires be considered jointly. This limitation of Theorem (7 : 7) is intrinsic 
one, and relates to the fact that the concept of good extension is "dynamic" in nature 
in that it refers to sets of states. In contrast, spike-freeness is in its nature "static", 
i.e., it refers to individual states. That the wires cannot be considered separately in 
DP1, or in other words, that the statement obtained from Theorem (11 : 3) by 
rewriting "DP2" into "DPt"  is false, will be shown in Section 13 by way of a counter- 
example. 
The key role played by Theorem (10 : 4) should be noted. Since DP2 is suffered 
automatically if DP2 is, in handling DP2 we must indirectly handle DP1. It is by the 
dynamic-to-static reduction provided by Theorem (10 : 4) that we could prove a 
stronger esult for DP2 than for DP1. Incidentally, the requirement that the wires be 
binary has been made for enabling us to resort o Theorem (10 : 4), and is used in no 
other ways. Therefore, a generalization of Theorem (10:4) in this respect will 
automatically generalize Theorem (11 : 3). 
Upon a review of the above proof it is seen that the theorem remains true if we 
rewrite it by changing "DP2" into "DP0". Of course, Theorem (10:4) is 
unnecessary in proving this variant of the theorem, so that the requirement for 
binary wires may be dropped. 
12. THE DELAY PROBLEM OF THE THIRD KIND 
As far as we are concerned with the delay problem and the problem of signal 
levels, physically there is no reason why we must require partial semimodularity at the 
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hidden delay nodes; all that we need is a good and spike-free extension. From the 
logical as contrasted to physical point of view, however, there remains a problem, 
the complexity of the checking procedures. As was discussed in Section 7 as well as 
in Ref. [7], it is quite difficult to determine whether a given prime DNI  suffers DP1. 
The difficulty is somewhat less for DP2, but is still considerable. This motivates the 
following: 
DEFINITION (12 : 1). A prime DNI  C ~ of a circuit C is said to suffer the delay 
problem of the third kind, or DP3, with respect o a state u of C whenever there is some 
refinement C* with respect o C of C ~ which is not sm[u*], where u* represents the 
QNE of u from C onto C*. 
Again, DP3 is suffered automatically if DP1 or DP2 is. For, a semimodular DNI  
is a good extension by Theorem (10 : 2), and is trivially spike-free. 
Unlike those for DP1 and DP2, the reduction theorem for DP3 is quite simple and 
general as follows: 
THEOREM (12 : 2). A necessary and sufficient condition for a prime DNI  C ~ of a 
circuit C to suffer DP3 with respect to a state u of C is that, for the QNE u~ of u from C 
onto C~, CP is not sm[u~]. 
Proof. The sufficiency of the condition is obvious. To prove the necessity, assume 
that C ~ is sm[u~]. Let C* be any refinement (with respect o C) of C p, and u*, the 
QNE of u from C onto C*. Our object will be attained if we show that C* is sin[u*]. 
By convention write A, A ~, and A* for the alphabets of C, C ~, and C*, respectively. 
Our proof will be by induction over the number An of the elements of A* - -  A ~. 
I f  An = 0, then C ~ and C* coincide, so that the result is immediate. Assume it for 
An = h(>/O), and consider the case where An = h + 1. Pick a hidden delay node q 
from A* -  A~(3&~). Write C* as C(p*, A* - -A ,  r*) according to the notation 
of Section 4. Thus, for i e A* -- A, p*(i) represents the parent node of i, and r*(i) 
is the collection of ordinary receptor nodes of i. Let A + = A* --  {q}, and define 
p+(i) for i E A + - -A  by putting p+(i)= p*(q) if p*( i )= q, and p+(i)= p*(i) 
otherwise. Further, let r + be the restriction of r* onto A + --  A. It is easily verified 
that C + = C(p +, A + -- A, r +) is a well-defined DNI  of C. In addition, C + is a 
refinement of C 9 with respect o C; theg-function of Definition (5 : 1) for C + may be 
the restriction onto A + of that for C*. By our hypothesis, C+ is sin[u+], where u + 
is the QNE of u from C onto C +. It suffices if we deduce from this that C* is 
sm[u*]. 
Now note that, since q E A* --  A p, the receptor node of q is unique and must 
belong to A* - -d .  Write r for this unique receptor node. Also write p = p*(q). 
We shall say that a state x* of C* is simple if xq* equals either x~* or x**. Pick any 
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states a* and b* of C* such that u*Fa*Rb*. Assuming that a* is simple, and that 
u+Fa + for a + rest(a*, C*, C+), we shall show that 
1 ~ a+Rb +, where b + = rest(b*, C*, C+); 
2 o b* is simple; 
3 ~ a*' equals either bi* or b*' for each i 6 A*. 
Once this is done, the desired result follows by an easy induction over the lengths of 
R*-sequences ince u* is in itself simple. 
To prove 1 ~ let x* be a state of C*, and write x + ---- rest(x*, C*, C+). We shall 
show that x*' = x +' for i ~ A + --  {r}. Case 1: i ~ A. Then, x*' ---- x~,(i ) ~-- x~+(i ) - -  
+ +P 
x~+(i ) = x i . In fact, p*(i) = p+(i) since i :?~ r so that p*(i)  ~ q. Case 2: i 6 A. 
Again, i cannot depend on q in C*. Therefore, the parent set of i as considered 
in C* is identical to that considered in C +. In addition, for each j ~ A + - -  A,  p ( j )  
as defined in C § is identical to p( j )  as defined in C*. (Here, p( j )  is the parent node 
of the longest delay path that consists of the hidden delay nodes only, and has j as 
its terminal node. See Definition (4 : 1).) Hence, x* and x + share the same virtual 
image x[il as seen from i, so that x*' x~q' '+ 
Now by the preceding paragraph, for i e A + --{r}, a 'R ib*  implies a+Rib +. To 
show that a+Rrb +, note that 
(1) a~* equals either a~* or at*; 
(2) b,.* equals either aq* or at*. 
For, (1) is the simplicity of a*, and (2) follows from a*Rrb* by a*' = aq*. Now from 
(1) and (2) it is seen that br* equals either a~,* or a**. But this implies a+Rrb + since 
br + = b~*, a +' = a~ + = a~* and ar  + = at*. 
Turning to 2 o, another combination of (1) and (2) yields 
(3) aq* equals either a~* or b~*. 
(In fact, if a~* =/~ aq*, then aq* • at* by (1), so that by (2), br* -= aq*.) Now by 
a*Rqb* and a*' = a~*, 
(4) b~* equals either a~* or aq*, 
and by (3) and (4) we have 
(5) bq* equals either a~* or br*. 
Further, by the semimodularity of C +, 
(6) a~* equals either b~* or b~*. 
(In fact, a +' equals either b~ + or b +' since u+Fa+Rb +. But a +' = a~ + -~ a~*, b~ + = b~* 
and b +' = b~ + ---- b~*.) Combining (5) and (6) we conclude that bq* equals either b~* 
or br* , i.e., b* is simple. 
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Finally consider 3 ~ For i ~ A + --  {r}, the condition is a direct consequence of the 
semimodularity of C + since, as before, a ~' = a +' and b*' = b +'. For i = r, 3 ~ claims 
that a*'  = a~* equals either br* or b*' = bq*, but this follows from (3) and (4) just 
as (3) follows from (1) and (2). For i = q, we must show that a*'  = a~* equals either 
bq* or b*' = b~*, and this follows similarly from (6) and (5). Q.E.D. 
A decomposition theorem similar to Theorem (I 1 : 3) is also available. Thus, 
assuming the context of Theorem (11 : 3) we have 
THEOm~M (12 : 3). C ~ suffers DP3 with respect to u if and only if either C + or C- 
suffers DP3 with respect o u. 
Proof. The proof of Theorem (11 : 3) applies here almost word by word with the 
exception that "DP2" and "spike-free" should now read "DP3" and "semimodular". 11 
The only substantial difference is as follows: There, it was enough to show that 6 o 
holds for the nodes i of C, i.e., for the ordinary nodes. Here, the same must be done 
for the hidden i's also. However, our new assumption that neither C + nor C-  suffers 
DP3 makes 7 ~ and 8 o hold also for the hidden i's, and from these 6 o follows by (i), 
and by (i) as applied to C*-.  Q.E.D. 
13. ]~XAMPLES ILLUSTRATING THE KINDS OF THE DELAY PROBLEMS 
Up to this point we have introduced four kinds of delay problems, if we are to take 
DP0 into account. The definitions were such that for 0 < n ~ 3, DPn was suffered 
automatically if DP(n -- 1) was. With this fact in mind, we shall make a new definition: 
A prime DNI  C p of a circuit C is said to suffer the delay problem properly of the n-th 
kind (DPPn) with respect o a state u of C whenever C p suffers DPn but does not suffer 
DP(n -- 1) with respect o u. Here, 0 ~ n ~ 3, and DP(--1) is understood to be 
suffered in no occasions, so that DP0 and DPP0 are the same things. In this section 
we wish to gain a deeper insight by studying a typical example for each DPPn. 
First, however, we note that the prime DNI  ~(1) = ~(1, 5, {4}) of the circuit 
used as a running example in Part I suffers DPP0(=DP0)  with respect o ~ : (0000), 
and is typical as such. Therefore, examples will be given only for 1 ~ n ~ 3. 
Consider a circuit C 1 generated by the following system of Example of DPP 1. 
Boolean functions: 
l zl' = e3, z2' = zS, z,' = e~, 
z4' zl + z2 + z3 + z4, 
with the alphabet A1 being {1, 2, 3, 4}. Here, and in the rest of this section, all sets 
of signal values are {0, 1}. 
11 Of course, the proof may be simplified by using Theorem (12 : 2). 
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Now consider a prime DNI 01~ = ~1(1, 5, {4}), which is, according to Section 4, 
generated by: 
~11 = ~3 ~ Z2 t = HI ~ Z~ t = ~2 , 
tZ4 p = Z5 @ Z2 -~ ~3 @ ~4,  Z5 t : -  ~1" 
Let 11 = (0010). The set of states T ~ = {(00101), (01101), (01000), (ll000), (10000), 
(10101)} of C1 ~ is a stable loop and satisfies ~FT ~, where ~ = (00100) is the QNE 
of ~ from C1 onto ~1 ~. However, T = rest(T ~, C1 p, C1) is not stable. For, a 4 : 0 
and a 4' = 1 over a ~ T = {(0010), (0110), (0100), (1100), (1000), (1010)}. Therefore, 
by (2 : 3), C1 ~ is a bad extension of C 1 with respect o the QNE z~. Since ~1 ~ is a 
refinement of itself, this implies that ~1 ~ suffers DP1 with respect o ~. See Section 5. 
On the other hand, it can be seen easily that if1* = C1(1, 6, 5, {4}) is a statically good 
extension of C 1 with respect o the QNE ~* = (001000) of z~. By footnote 2 of Part I, 
this implies that C~ p does not suffer DP0 with respect o z~. We therefore conclude 
that ClP suffers DPP1 with respect o ft. (In using footnote 2, the wire must be binary. 
This is actually the case here.) 
A circuit diagram similar to Figs. l(b) and 3 of Part I is shown in Fig. ll(a). N 
again stands for a NOT-element, while 0 is a four-input OR-element converted by a 
feedback connection into a flipflop having three set input terminals. As in Fig. 3, 
the small circle, broken here, indicates the delay element inserted for transforming 
C 1 into C1 p. Figure l l(b) is a waveform diagram similar to Fig. 4 of Part I. The 
switching time of the NOT-elements is 1 nsec, while the flipflop is assumed to require 
a continued excitation of 6 nsec for its switching. The starting condition corresponds to 
~. The target value z 4' constantly equals 1, and therefore a change of z 4 from 0 to 1 
occurs in 6 nsec after the circuit is started. Now, if a delay 5 of 2 nsec exists on the wire 
connecting the NOT-element 1 to the flipflop 4, it will be seen from the lower half 
of the diagram that every six-nanosecond interval will include a one-nanosecond 
portion at which z 4' falls to 0. Consequently, z 4 may remain at 0 forever under the 
existence of the delay. Note that the infinite cycling which the modified version of 
the waveform diagram enters corresponds to T ~. 
Thus, we could say that DPP0 is an undue switching caused by the delays, while 
DPP1 is an undue failure of switching caused by them. It is noted that C described 
in Section 10 also suffers DPP1, but does so in a peculiar way. 
A counterexample r lating to Theorem (11 : 3). By combining two copies of C1 
we obtain a counterexample showing that a variant of (11 : 3) for DP1 does not hold, 
or, intuitively, isolated binary wires may couple each other in causing DP1. The 
circuit considered, written C, is generated by the following: 
l z 1' = z~' = z3' = z~, Z2,  
z4' = zl + z,~ + z3 + z4 + zs, 
zs' = ~7, z6 = z-~, z~' = z-6, 
z s' = z~ +z6 +z~ + zs +z~.  
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Za 0 r 
1 ~-- 2 n S-~r . . . . . .  q r -  - - "  
Delayed Zl 0 . . . . . . . . . . .  J L . . . . . .  J 
] . . . . . . . . . . . . . . . . . . . . . .  Modified Z~ 0 1_~ 1L_ F 
1 
Modified Z4 0 . . . . . . . . . . . . . . . . . . . . . . . . . . . .  
(b) 
FIG. 11. Example of DPPI: (a) A circuit diagram of ~t ; (b) Waveforms expected in its 
physical realization; (c) A circuit diagram of ~. 
The alphabet is {1, 2,..., 8}. Let AA = {9, 10}. Letp*(9) = 1, p*(10) = 5, r(9) = {4}, 
r(10) = {8}. Write Cv = C(p* ,AA,  r). C~ is prime. See Fig. l l(c) for a circuit 
diagram. It can be shown easily that ~v suffers DPP1, and hence DP1, with respect 
to ~ = (00100010). The stable loop considered may be {(0010100101), (0110101101), 
(0100001000), (1100011000), (1000010000), (1010110101)}. 
Now returning to the context of Theorem (11 : 3), put AA + = {9}. Then AA + is 
isolated. Again it can be shown easily that C+ = C(1, 9, {4}) and C-  = C(5, 10, {8}) 
don't suffer DP1 with respect to ~. Intuitively, this can be explained as follows. 
In C+, the node 8 receives an undelayed signal, and therefore ventually switches just 
as it does in C. Now, a switching from 0 to 1 of the node 8 forces that of the node 4. 
Therefore, no undue failure of switching can occur in C+. Similarly for C-, except 
that the roles of the nodes 4 and 8 are interchanged. In contrast, a failure of switching 
can occur in C~ since both the nodes 4 and 8 receive delayed signals. Thus, the 
assertion obtained from Theorem (11 : 3) by rewriting DP2 into DP1 is false. TM 
12 It is instructive to try a proof of this false variant of Theorem (11 : 3), and see where 
the attempt fails. 
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Example of DPP2. 
following: 
By slightly modifying C, we obtain C 2 generated by the 
{Zl' = ~2 , Z2 = Zl  ~- Z2 '  Z3 
~Z 4' : 21Z 3 +Z4,  
with the alphabet being .d 2 = {1, 2, 3, 4}. The modification has been made in the 
fourth equation, and consists in adding a new term z 4 . In a realization as a relay 
circuit, this term corresponds to a hold contact. 
Let ~ = C2(1, 5, {4}) and ~ = (0000).Then, ~3~ = C2(1, 7, 6, 5, {4}) is a good exten- 
sion of C2 with respect o the QNE ~(3) = (0000000) from ~2 onto ~181. Hence, C2 ~ does 
not suffer DP1 with respect o 12 by Theorem (7 : 7). However, it does suffer DP2, 
Pnd hence DPP2, with respect o ~i. For, consider its refinement C2" = C2(1, 6, 5, {4}). 
aut a* = (011001) and b* = (011011), and write z~* for the QNE (000000) of 
from C 2 onto ~2"- Then ~t*Fa*Rb*, but b*'@ a*'@ b4*. Therefore, C2" is not 
spike-free with respect o fl*. 
A waveform diagram similar to Fig. 4 is given for C 2 in Fig. 12. Switching time 
assumptions are as with Fig. 4, but the line delay is 4 nsec rather than 5 nsec, and 
transitions are drawn as requiring some time of the order of 0.3 nsec (cf, Fig. 8). 
Thus, DPP2 is an undue half-switching caused by line delays. 
Delayed 
Modified 
Fro. 12. 
z2 ~ f 
I / 
Z3 0 
Z4 ~ / 
Z I ; . . . . . . . . . . . .  / ~ . . . . .  
z~ ~ . . . . . . . . . . .  (~  . . . . . .  '-- 
'Spike 
Example  of DPP2:  waveforms for ~ .  
Example of DPP3. Let a circuit ~3 be generated by 
l z ' = z 2 + z3 , 
z ;  ~1z3 +z~,  
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with the alphabet being .43 = {1, 2, 3}. Let a be (000), and put ~3 ~ = C3(1, 4, {3}). 
A state diagram each of C 3 and ~3 ~ is shown in Figs. 13(a) and (b), where the initial 
state is a for ~3, and is the QNE a~ = (0000) of a for C3 p. From these diagrams it will 
be seen that C3~ is not sm[~i~]. In fact, a~FaPRb~ but b~', ~ a~' 3~ b4~ for a~ = (0111) 
and b p = ( l l l l ) .  Therefore, Czv suffers DP3 with respect o a. On the other hand, 
z, "__.J I I 
=Iooo, IooooJ 
I. 1. J 
(100) (1000)--,--(I O01 ) 
(1011 (101 I1 (c) 
j 
(O0 I1 (OO I O) ~ (0011 ) 
(011) (0110)~(0111)  
( I I I),.~ ( I I I 0)---~(I I I I }.,,..~ 
-- -% Z3 1 I 
C3 C 3 
I k2"5ns  I 
Deloyed Zl 0 [ __ r ' - - "  
(o) (b) (d) 
FIG. 13. 
(d) ~3". 
Example of DPP3: State diagrams of (a) C3 and (b) ~3~; Waveforms for (c) ~3 and 
it can be readily verified, say, by drawing a state diagram that C~ 2) = ~3(1, 5, 4, {3}) 
is spike-free with respect to a(2) = (0000), the QNE of a from ~3 onto C~ 2). Accord- 
ingly, C3~ does not suffer DP2 by Theorem (11 : 2), so that DP3 suffered by C3P is in 
fact DPP3. 
Waveforms expected in a physical realization of C3 are shown in Fig. 13(c). Again, 
the switching time of the logical elements i 1 nsee. The waveforms will be modified 
as shown in Fig. 13(d) if a delay of 2.5 nsec is inserted in the wire feeding the output 
of the element 1 to the input of the element 3. Here, the delayed signal makes 
unexpected changes from 1 to 0, and then back to 1, all after the element 1completes 
its last change to attain the final output signal value 1. These additional changes, 
however, have no real effects on the action of the logical elements of the circuit. 
In fact, z 3' becomes insensitive to ~'1 once z 8 is switched to 1, and it is after such a 
change of z 3 that the additional changes could occur in the delayed Zl 9 
Thus, DPP3 may be characterized by unexpected changes of the delayed input signal 
values occurring only when the logical elements are insensitive to them. As far as the delay 
problem and the problem of signal values are concerned, it is clear that such an 
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effect is harmless. Technologically, this finding seems to be among the most important 
ones of our investigation. 
Another trivial example of DPP3 is found in the modification of (~ sketched in the 
final portion of Section 5. Recall that the modification differed from ~ only in the 
don't-care states. The same is true with Cz- 
Discussion of the problem of function realization 
In Section 9 we remarked that the informal argument made there for supporting 
Definition (9 : 1) is not necessarily appropriate o the problem of function realization. 
This point will now be discussed using ~a v above as a convenient vehicle for our 
arguments. 
As explained in Section 0, the problem of function realization asks whether a given 
network formed by combining anumber of simple elements can be used for physically 
realizing a function fi of a mathematically defined asynchronous circuit. For example 
suppose that the function f/ does not depend on zi .  Also suppose that f~ is fairly 
complex, and a single logical element corresponding to it is not available. Then one 
would naturally wish to use, say, a conventional three stage network consisting of 
NOT's, AND's and an OR for representing fi 9 However, the new output points of 
these NOT's and AND's would then incorporate into the circuit new degrees of 
freedom, and could cause unexpected behavior of the circuit. 
Clearly, our theory provides a suitable framework for handling this problem. 
Thus, we may regard the circuit using a network as above to be an extension of the 
original (perhaps hypothetical) circuit, in which the node i corresponds to a single 
element having no internal degrees of freedom. We might then wish to see whether 
such a method of realization is usable or not, by checking the goodness and spike- 
freeness of the extension thus formed. 
It should be noted, however, that the hidden nodes considered in thus handling 
the problem of function realization considerably differ in nature from those considered 
in the delay problem and the problem of signal levels. The former correspond to 
real logical elements uch as AND's and NOT's, while the latter are hypothetical. 
Thus, for example, a delay element considered in the delay problem is nothing more 
than a substitute for a small section of wire. See Section 5. 
To expose the real implication of this contrast, consider a circuit realizing ~a~. 
The element corresponding to the node 4 could experience an energization from 1 to 
0, which ceases before a corresponding change of its output. Now, a wire has no 
internal supply of energy, so that a pulse cannot drastically change its width during 
a travel in it. Thus, if the node 4 of C3 ~ is a wire, its existence will not appreciably 
affect he average pulse width expected in ~8, which is of the order of 2 nsec in Fig. 13. 
In contrast, an amplifier may sharpen the pulse by a mechanism as depicted in Fig. 8 
if subjected to a premature t rmination of energization. Therefore, our node 4, if it is 
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an amplifier, may generate a pulse as narrow as its rise time. The circuit designer 
cannot be blamed even if he has not expected such a sharp spike in designing the 
wiring arrangements and other logical elements receiving the output of the amplifier. 
It is thus comzluded that, in the problem of function realization, where the hidden 
nodes correspond to real elements, partial semimodularity at these nodes may be not 
insignificant. 
There is another, presumably more impartant point: A circuit design of a logical 
element may implicitly assume that the element be used corresponding to a node at 
which the circuit is partially semimodular. Thus, for example, a logical element may 
involve a positive feedback loop in it, and if used in a nonsemimodular environment, 
then the loop might be kicked into a wrong stable state by a sharp spike produced 
internally by the above mechanism. 
A fuller understanding will be obtained from a study of the following fact (which 
in itself relates to the problem of function realization). Let a circuit have, among 
others, nodes 1, 2, 3 such that 
f3(zl,  z2, z3 .... ) = zxz~ + z~z3 + z3z~. 
Thus, the node 3 corresponds to an idealized memory element often denoted by "C" 
in the literature [2, 4]. It can be shown that, if our circuit C is partially semimodular 
with respect to a state u and the node 3, then its extension C* obtained by replacing 
the C-element by a combination oftwo AND's, one OR, and three NAND's sometimes 
called W. S. Bartky's C-element, is a good spike-free xtension of C with respect 
to a suitable initial state u* (although C* is not necessarily totally semimodular). 
More particularly, our C* is, if we assume that 4, 5,..., 8 are not in the alphabet 
.4 of C, generated by the following system of functions: 
f i*(z*) = f~(z) if i =~ 3 and i ~ A, 
f3*(Z*) = Z,*ZS* ,f,*(Z*) = gS* q- g,*,  
A*(z*) = e,* + ~7" .A*(z*) = e,* + ~8". 
y,*(z*)  = Zl*ZS* ,A*(z*) = z~* + z , * .  
Here, z = rest(z*, C*, C). However, C* is not necessarily good if C is not partially 
semimodular with respect o the node 3. 
Now, since a perfect C-element is rather difficult o realize, one may wish to design 
an IC module according to the above to obtain a quasi-C-element usable only for 
partially semimodular nodes. The use of such a module for realizing a complex 
function in a spike-free but nonsemimodular extension could be disasterous. 
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14. CONCLUDING REMARKS FOR PART II 
Comments imilar to those made in Section 8 can be made on future problems. 
Thus, it would be rewarding to develop systematic methods for checking whether a
given extension is spike-free or not. The problem of extending the Reduction Theorem 
(11 : 2) is even more important than that of extending Theorem (7 : 7). For, extensions 
must be good and spike-free in most applications (Sections 9 and 13). In addition, 
DP2 is easier to handle mathematically since it is static in nature (Section 11). It would 
be wise to study DP2 first. Synthesis problems also exist. It is again interesting to 
develop a general scheme for avoiding DP2 or DP3 by forming extensions. 
We shall close this paper with a few words about he possible modes of interpretation 
of our theory. In motivating our definitions we often corresponded the nodes of a 
circuit to logical elements. This does not necessarily mean, however, that our results 
be usable only in such a context. In fact, the nodes may correspond alternatively to 
some higher units of computer construction: Our node may be a register, an LSI 
module, or even a computer in a system of computers operating in an asynchronism. 
These units may contain a lot of logic internally, which may very well be synchronous, 
or may be asynchronous but make such assumptions about the relative speed of the 
logical elements that are foreign to Muller's theory of asynchronous circuits used in 
this paper as a framework. Rather, it is the sequencing among the units which our 
theory would be concerned with in this alternative mode of interpretation. The 
variable z~ would then correspond to a control signal governing the action of the unit. 
The internal functioning of the units will be excluded from the consideration. 
This observation is particularly important in view of the modern trends of computer 
technology. The basic units of logical design are growing larger and larger. The 
wiring between individual ogical gates will soon be, and to some extent already is, 
beyond the control of the logical designers. Rather, their task is now being centered 
around some higher units such as mentioned above. Therefore, the possibility of 
this alternative interpretation must be kept in mind in estimating the gains and losses 
of our theory. 
In the Appendices, we write "p", " [" ,  " f f" ,  and "~" for "page", "line", "lines", 
and "counted from the bottom". The page and line counts refer to those in J. Comput. 
System Sci. 2 (1968), 251-287. The footnote lines are counted separately. In Appendix 
B, the parenthesized locations give informal introduction to the concepts. 
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APPENDIX A 
CORRECTIONS TO PART I 
Location Now reads Should read 
p. 252, footnote 1, d.3 ~ circuit circuits 
p. 256, Fig. 2 (b) (11000) (11000) 
p. 263, d.2 f*(zi*) f i*(z*) 
p. 264, d.6~ = (i, ki)j = a*(i, ki)j 
p. 268, d.18b C* C* 
L15~ C* 6?* 
p. 269, d.2 zh* = Yh* xn* = yn, 
p. 272, dY.ll-13 (3 times) C* C ~ 
d.13 C** C* 
p. 278, d.15 a*(0)' a*(0), 
d.16 b(O)' b(O), 
d.12[~ c(x,j) c(k' -- x + 1,.O 
d.10~ q(O) q(k' + 1) 
{.8 ~ a* *(j)q(~_l) a* *(j)q(x+ l) 
p. 281, E.9~ villates violates 
p. 285, footnote 3, d.4 c and d b and c 
p. 286, footnote, d.5 b*' # b~* = b/ b*' = bj* # b/ 
b~* = bo* b~* # b~* 
Editor's note: The received ate for Part I of this paper, which appeared in Vol. 2, No. 3, 
was erroneously given as October 23, 1968. The correct date is October 23, 1967. 
APPENDIX B 
AN ALPHABETICAL INDEX OF TERMS INTRODUCED IN PART I 
Allowed sequence: p. 254, d. 2b. 
Alphabet: p. 254, d. 7. 
Bad extension: p. 259, d. 7b. 
Binary node: p. 277, d. 14b. 
Binary wire: p. 277, d. 13b. 
Circuit: p. 254, d. 5. 
Closed delay path: p. 268, d. 2. 
Contained statically within: p. 262, f. 13. 
Contained within: (p. 252, d. 2[~), p. 261, d. 2, 
Delay network incorporation: (p. 253, d. 9 and p. 267, dd. 18b-17b), p. 268, d. 6. 
Delay node: p. 267, d. 12b. 
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Delay path: p. 267, L 2). 
Delay problem: p. 251, f. 46. 
Delay problem of the first kind: (p. 253, L 22), p. 272, ~. 12. 
Delay problem of the zeroth kind: p. 285, footnote 3c. 
Depend on: p. 267, L 10b. 
Dynamically bad extension: p. 262, r 18-19. 
Empty delay path: p. 268, L 2. 
End within: p. 257, L 5. 
Equilibrium: p. 254, L 16b. 
Excited state: p. 254, f 17b. 
Extension 
- -  of a circuit: (p. 252, L 6~), p. 258, ~. 16b. 
- -  of a state: p. 258, ~. l ib.  
- -  of a state sequence: p. 258, L 2b. 
- -  of a set of states: p. 259, E. 3. 
Good extension: (p. 252, L 3b), p. 259, {. l ib .  
Hidden node: p. 259, E. 10. 
Implied value: p. 254, L 18b. 
Irredundant sequence: p. 254, ~. 8b. 
Isolated wire: p. 277, L 12b. 
Length of a delay path: p. 267, E. 1 b. 
Loop: p. 256, ~. 2b. 
Memory index: p. 273, L 14. 
Natural extension (of a state): p. 263, E. 10. 
Node: p. 254, L 13. 
Ordinary node: p. 259, L 9. 
Parent node: p. 267, s 5b and 2b. 
Parent set: p. 267, g. 6[~. 
Prime delay network incorporation: (p. 253, ~. 19), p. 271, ~. 126. 
Problem of function realization: p. 252, L 12. 
Problem of signal levels: p. 252, ~. 9. 
Quasi-regular extension: (p. 253, EL 3-4), p. 263, L 15b. 
Quiescent extension (of a state): p. 263, g. 11. 
Quiescent node: p. 254, f. 17b. 
Receptor node: p. 267, ff. 6b-5b and p. 268, ~. 1. 
Receptor set: p. 267, g. 7b and p. 267, ~. lb-p.  268, C. 1. 
Redundant sequence: p. 254, r 7b. 
Refinement: (p. 253, L 16), p. 271, L 15. 
Regular extension: (p. 253, L 7), p. 263, L 12b. 
Reliability condition: p. 254, E. lb. 
Restriction 
- -o fa  circuit: p. 258, E. 166. 
- -  of a state: p. 258, E. 12[~. 
- -  of a state sequence: p. 258, L 3b. 
- -  of a set of states: p. 259, E. 2. 
R-sequence: p. 254, L 9b. 
R*-sequence: p. 254, ~. 6~. 
Signal value: p. 254, f. 13. 
Stable loop: p. 256, E. lb. 
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State: p. 254, L 8. 
Stagnation set: p. 257, g. 2. 
Statically good/bad extension: p. 262, L 15. 
Target value: p. 254, L 18~. 
Terminal node (of a delay path): p. 267, E. 1 ~. 
Virtual image: p. 268, ~. 21. 
Wipe over: (p. 252, E. 2[~), p. 261, ~. 4. 
Wire: p. 272, ~. 6. 
APPENDIX C 
A LIST OF SYMBOLS USED IN PART I 
Only important symbols are listed. Local symbols, of which the use is restricted 
to a particular proof, are usually omitted. For Section 7, some symbols listed previously 
are given new entries. This is done whenever the symbols are given new special 
meanings valid only in Section 7: 
p. 254, L5  C,A ,S  
L 6 Si 
L7  f 
f. 11 f i , z ' , z i '  
d. 12~ aRib 
g. 11~ aRb 
L 6~ aR* b 
p. 255, L 13 aFb 
L 17 
p. 256, L 3b aFrb 
p. 258, g. 18~ C*, A* 
~. 17~ St*, f*  
p. 259, L 13 C*, C**, C + 
g. 15 A*, A**, A + 
L 17 a, b, c,..., a*, b*, c* .... 
t. 18 ~:, 7, ~,.-., ~*, ~*, ~* .... 
L 19 ext(X, Y, Z) 
d. 20 rest(X, Y, Z) 
L 6) ~(11 
p. 260, L 1 ~12~ 
p. 263, L 4 C*(a) 
p. 268, L 8 ~r(i) 
d. 9 p(i) 
L 10 r(i) 
f. 12 ztk] 
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p. 269, L 21 C(p*, AA, r) 
p. 271, f. 16 g(i) 
d. 4) ~-'(i) 
p. 273, t'. 10 re(h) 
L l l  h' 
L 12 t*(h) 
L 13 8(X, Y), fl(A1, ~2) 
L 14 /, 
p. 274, L 4b X(h) 
~. 3) a(h), c(i, j) 
p. 277, E. 4) C I~ 
L3~ p,r  
f. t~) q 
p. 278, E. 1 u Ik~ 
L 8 d* 
L9  d,~* 
E. 10 d*(h), 
L 11 d(h) 
L 12 
L 16 b(h) 
p. 279, L 7 a*(h), ~, H 
L 8 hi , h2 
d. 11 b(h) 
p. 280, L 15 ~(h) 
~. 16 8(x, Y) 
p. 281, d. 5~ T*, T 
L 2) c*(h), A 
p. 282, L 5 d*(h), ,V 
L 7 ~*(h), s e* 
L 11 fl~(al, a~) 
p. 283, L 3 ~z 
t. 5 /;(h) 
~. 6 ,~(h) 
p. 284, L 17 12 
L 22 e**(h) 
L 11 ~ g**(h) 
L3~ T' 
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